Bane Vasić
Bane Vasić is a professor of electrical and computer engineering and mathematics at the University of Arizona and a director of the Error Correction Laboratory. He is an inventor of the soft error-event decoding algorithm for inter symbol interference channels with correlated noise, and the key architect of a detector/decoder for Bell Labs data storage read channel chips which were regarded as the best in industry. His pioneering work on structured low-density parity check (LDPC) error correcting codes based on combinatorial designs has enabled low-complexity iterative decoder implementations. Structured LDPC codes are today adopted in a number of communications standards and data storage systems. Vasic’s work on codes on graphs, trapping sets and error floor of iterative decoding algorithms has led to decoders for the binary symmetric channel with best error-floor performance known today. He is a co-PI on a Department of Energy multi-university $115M-project led by Fermi National Laboratory to establish a Center for Superconducting Materials and Systems. He is a co-PI of the $52M NSF Center for Quantum Network hosted at the University of Arizona. He is also funded by NASA-Jet Propulsion Laboratory through the Strategic University Partnership Program for the development of quantum codes and error correction algorithms for NASA space missions and is a PI on seven research grants funded by the National Science Foundation. Vasic is an IEEE Fellow, Fulbright Scholar, da Vinci Fellow and a past Chair of IEEE Data Storage Technical Committee.
Degrees
- PhD Electrical Engineering, University of Nis, Serbia, 1994
- MS Electrical Engineering, University of Nis, Serbia, 1991
- BS Electrical Engineering, University of Nis, Serbia, 1989
Teaching Interests
Undergraduate engineering systems analysis; graduate error correction codes, probability and random processes, and digital communications systems
Research Interests
Error correction codes, quantum error correction, low-density parity check codes
Textbooks/Most Significant Publications
- Q. Xu, J. P. B. Ataides, C. A. Pattison, N. Raveendran, D. Bluvstein, J. Wurtz, B. Vasić, M. D. Lukin, L. Jiang, and H. Zhou, “Constant-overhead fault-tolerant quantum computation with reconfigurable atom arrays,” Nature (submitted), 2023, arXiv.org:2308.08648 [quant-ph]
- N. Rengaswamy, N. Raveendran, A. Raina, and B. Vasić, “Entanglement purification with quantum LDPC codes and iterative decoding,” Quantum, 2023, arXiv.org:2210.14143
- N. Raveendran and B. Vasić, “Trapping Sets of Quantum LDPC Codes,” Quantum, 2021, doi.org/10.22331/q-2021-10-14-562
- N. Raveendran, N. Rengaswamy, F. Rozpedek, A. Raina, L. Jiang, and B. Vasić, “Finite rate QLDPC-GKP coding scheme that surpasses the CSS Hamming bound,” Quantum, 2022, arXiv.org/abs/2111.07029
- N. Raveendran, N. Rengaswamy, A. K. Pradhan, and B. Vasić, “Soft syndrome decoding of quantum LDPC codes to correct of data and syndrome errors,” IEEE International Conference on Quantum Computing and Engineering (QCE), 2022, arXiv.org/abs/2205.02341
- [17] N. Raveendran, J. Valls, A. Kumar, N. Rengaswamy, F. Garcia-Herrero, and B. Vasić, “Soft syndrome iterative decoding of quantum LDPC codes and hardware architectures,” IEEE Transactions on Emerging Topics in Computing, 2023, arXiv.org/abs/2205.02341
- N. Raveendran, D. Declercq, and B. Vasić, "A Sub-Graph Expansion-Contraction Method for Error Floor Computation," IEEE Transactions on Communications, 2020, repository.arizona.edu/handle/10150/641957
- D. V. Nguyen and B. Vasić, "Two-Bit Bit Flipping Algorithms for LDPC Codes and Collective Error Correction," IEEE Transactions on Communications, 2014, repository.arizona.edu/handle/10150/649167
- S. K. Planjery, D. Declercq, L. Danjean, and B. Vasić, "Finite Alphabet Iterative Decoders, Part I: Decoding Beyond Belief Propagation on the Binary Symmetric Channel," IEEE Transactions on Communications, 2013, repository.arizona.edu/handle/10150/641970
- D. Declercq, B. Vasić and S. K. Planjery, L. Danjean, and E. Li, "Finite Alphabet Iterative Decoders—Part II: Towards Guaranteed Error Correction of LDPC Codes via Iterative Decoder Diversity," IEEE Transactions on Information Theory, 2013, repository.arizona.edu/handle/10150/641971
- S. K. Chilappagari, D. V. Nguyen, B. Vasić, and M. W. Marcellin, "On Trapping Sets and Guaranteed Error Correction Capability of LDPC codes and GLDPC Codes," IEEE Transactions on Information Theory, 2010, repository.arizona.edu/handle/10150/656790
- S. K. Chilappagari and B. Vasić, "Error-Correction Capability of Column-Weight-Three LDPC Codes," IEEE Transactions on Information Theory, 2008, repository.arizona.edu/handle/10150/606241
- B. Vasić and O. Milenkovic, "Combinatorial constructions of low-density parity-check codes for iterative decoding," IEEE Transactions on Information Theory, 2004, repository.arizona.edu/handle/10150/641965